

# TCAD Based Analysis of Gate Leakage Current for High-k Gate Stack MOSFET

# Department of Electronics and Communication, National Institute of Technology, Hamirpur  
Hamirpur (H.P.)-177005, India

<sup>1</sup>ashwani\_paper@gmail.com

<sup>3</sup>kapoor@nitham.ac.in

\*Department of Computer Science and Engineering, National Institute of Technology, Hamirpur  
Hamirpur(H.P.)-177005, India

<sup>2</sup>nar@nitham.ac.in

**Abstract**— Scaling of metal-oxide-semiconductor transistors to smaller dimensions has been a key driving force in the IC industry. This work analysis the gate leakage current behavior of nano scale MOSFET based on TCAD simulation. The Sentaurus Simulator simulates the high-k gate stack structure of N-MOSFET for analysis purpose. The impact of interfacial oxide thickness on the gate tunneling current has been investigated as a function of gate voltages for a given equivalent oxide thickness (EOT) of 1.0 nm. It was reported in the results that interfacial oxide thickness plays an important role in reducing the gate leakage current. It is also observed that high-k stack gated MOSFET exhibits improved performance in term of Off current and DIBL

**Index Terms**-MOESFET, inelastic trap assisted tunnelling, gate tunneling current, High-k stack

## I. INTRODUCTION

High-k gate stack structures as possible candidates to replace silicon dioxide layer for nanoscale MOSFETs have been of great interest very recently due to their promise in reduction of gate current in order to reduce standby power consumption of CMOS circuits. When the device feature sizes reach nanoscale dimensions, gate oxide thickness approaches its manufacturing and physically limiting value of less than 2 nm [1], leading to higher gate tunneling current. To reconcile the need for reduced gate leakage current in highly scaled devices, the replacement of SiO<sub>2</sub> as gate dielectric with alternate high-k dielectric material is considered as a method to contain/reduce the gate leakage current [2]-[6]. Research on high-k dielectrics quickly converged on the Al<sub>2</sub>O<sub>3</sub>, HfO<sub>2</sub>, and ZrO<sub>2</sub> family [7-11]. However, HfO<sub>2</sub> and ZrO<sub>2</sub> received most attention based on their better thermal stability with Si [12-13]. The main concern for high-ε dielectrics include several orders of magnitude more comparison with direct tunneling current

and must be taken into account when calculating/modeling the gate current for traps found in the bulk or interface [13]. Consequently, trap-assisted gate tunneling current cannot be neglected in nanoscale CMOS devices in modern simulators. In this work, stacked gate dielectrics are investigated with respect to gate tunneling current. The poly Si/high- k/SiO<sub>2</sub>/Si stack gated MOSFET structure is designed in sentaurus simulator which accounts for trap assisted tunneling mechanism. Here, three different high-k gate stack structure have been analyzed. The impact of introduction of high-k gate stack on DIBL, SS, on current and off current have also been reported. In Section II, energy band diagram of poly Si/high-k/SiO<sub>2</sub>/Si stack gated MOSFET is established. The high-k gate stack device structure and design used for simulation set up is presented in Section III. The results obtained are discussed in Section IV. A conclusion is given in Section V.

## II. HIGH-K GATE STACK ENERGY BAND DIAGRAM OF NANO MOSFET

The schematic energy band diagram of the tunneling mechanism in high-k MOSFET is shown in Fig. 1.




Fig. 1 Energy band diagram showing the two step inelastic trap assisted tunneling through stacked high-k gate dielectrics

Ashwani K. Rana is with Department of Electronics and Communication Engineering, NIT Hamirpur (H.P.)-177005, India. Email: [ashwani\\_paper@yahoo.com](mailto:ashwani_paper@yahoo.com)

Narottam Chand is with Department of Computer Science and Engineering, NIT Hamirpur, (H.P.)-177005, India.

Vinod Kapoor is with Department of Electronics and Communication Engineering, NIT Hamirpur (H.P.)-177005, India.

The Fig. 1 illustrate the energetic situation for a p-type Si substrate and a n<sup>+</sup>-doped poly Si gate electrode.

One path is to tunnel directly through the top of energy band into the probe tip ( $J_{in}$ ), and the other path is to tunnel via the isolated traps within the gate insulator ( $J_{out}$ ). In the latter, electrons injected from the High-k/SiO<sub>2</sub>/Si interface will first tunnel to the nearer trap, then to the farther trap, and finally out of the gate insulator.

### III. SIMULATION SET UP

Fig. 2. shows the schematic of device structure of N-MOSFET with high-k gate dielectric used in this study.




Fig. 2. NMOSFET device structure with stacked high-k gate dielectrics used in simulation

The deep S/D region is composed of a heavily doped silicon and a silicide contact. The doping of the silicon S/D region is assumed to be very high,  $1 \times 10^{20} \text{ cm}^{-3}$ , which is close to the solid solubility limit and introduces negligible silicon resistance. The dimension of the silicon S/D region is taken as 20 nm long and 50 nm high. This gives a large contact area resulting in a small contact resistance. The doping concentration of the acceptors in silicon channel region is assumed to be graded due to diffusion of dopant ions from heavily doped S/D region with a peak value of  $1 \times 10^{18} \text{ cm}^{-3}$  and  $1 \times 10^{17} \text{ cm}^{-3}$  near the channel. The halo implantation done around the S/D also reduces short-channel effects, such as the punch-through current, DIBL, and threshold voltage roll-off, for different non-overlap lengths.

The MOSFET has a 50-nm-thick n<sup>+</sup> poly-Si gate with metallurgical gate length of 25 nm and a 1.0 nm gate oxide. The doping concentration in polysilicon gate is  $1 \times 10^{22} \text{ cm}^{-3}$  at the top and  $1 \times 10^{20} \text{ cm}^{-3}$  at bottom of the polysilicon gate i.e. interface of high-k gate dielectric and poly silicon. The oxide spacer has been assumed to reduce the gate capacitance. Here,  $L_o$  represents the overlap length, which is controlled by the S/D implantation energy.  $L_o = 5 \text{ nm}$  optimized with off current is used in this work. The MOSFET with  $L_{met}$  of 25 nm was designed to have a  $V_T$  of 0.19 V. We determined  $V_T$  by using a linear extrapolation of the linear portion of the  $I_{DS}-V_{GS}$  curve at low drain voltages. The operating voltage for the devices is 1V. The simulation study has been conducted in two dimensions, hence all the results are in the units of per unit channel width.

MOSFET devices in nano regime are characterized by several aspects typical of the nanometer scale: short channel effects, quantum confinement in the channel, tunnel current through the gate dielectric, source-to-drain tunnel current, inelastic scattering along the channel and far-from-equilibrium transport. From this point of view TCAD models [14] that are adequate to represent the device physics appropriately during simulation at nano regime are included. Comparison of some of these transport models can be found elsewhere [14].

Scattering inside the intrinsic device is treated by a simple Brooks-Herring model, which gives a phenomenological description of scattering. This simple model can capture the essential physics realistically. Enhanced Lombardi Model is used for mobility which accounts for the mobility degradation due to high-k gate dielectric [14]. Thus, the simulation of the device is performed by using Sentaurus design suite [15] with drift-diffusion, density gradient quantum correction and advanced physical model being turned on.

### IV. RESULTS AND DISCUSSION

In this section, simulation of gate tunneling currents for a n-channel fully depleted nanoscale MOSFET through different stacked high-k dielectric structures have been carried out.




Fig 3. Sentaurus simulated data for different gate stack viz: poly Si/Si<sub>3</sub>N<sub>4</sub>/SiO<sub>2</sub>/Si, poly Si/Al<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub>/Si and poly Si/HfO<sub>2</sub>/SiO<sub>2</sub>/Si with equivalent oxide thickness (EOT) of 1.0 nm, metallurgical gate length of  $L_{met}=25\text{nm}$  and S/D overlap length of  $L_{ov}=5 \text{ nm}$  in nano scale regime

The variation of total gate tunneling current with gate bias for a given values of EOT has been presented for possible alternative stacked gate dielectrics such as poly Si/Si<sub>3</sub>N<sub>4</sub>/SiO<sub>2</sub>/Si, poly Si/Al<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub>/Si and poly Si/HfO<sub>2</sub>/SiO<sub>2</sub>/Si. The impact of inter layer dielectric thickness, type of gate stack and reverse gate stack on gate tunneling current as a function of gate voltages is reported in results for a given equivalent oxide thickness (EOT) of 1.0 nm with a 0.5 nm EOT for oxide and 0.5

EOT for high-k gate dielectric. The impact of introduction of high-k gate stack on off current and DIBL have also been reported.

The simulated results for gate tunneling current through different gate stack such as poly Si/HfO<sub>2</sub>/SiO<sub>2</sub>/Si, poly Si/Al<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub>/Si and poly Si/Si<sub>3</sub>N<sub>4</sub>/SiO<sub>2</sub>/Si is presented in Fig.3. It is shown in Fig. 3 that gate tunneling current reduces with the increase in dielectric constant of the stack. This may be due to the fact that the possibility of carrier tunneling directly from channel to gate is low at large physical thickness of gate insulator (high-k gate dielectric) for a given equivalent oxide thickness (EOT) because physical thickness increases with dielectric constant.




Fig 4. Gate tunneling current vs gate bias with inter layer thickness of oxide layer as a parameter poly Si/HfO<sub>2</sub>/SiO<sub>2</sub>/Si stack with equivalent oxide thickness (EOT) of 1.0 nm, metallurgical gate length of  $L_{met}=25\text{nm}$  and S/D overlap length of  $L_{ov}=5\text{ nm}$  in nano scale regime

The high-k gate stack structure consisting of poly Si/HfO<sub>2</sub>/SiO<sub>2</sub>/Si is taken as an example to analyse the gate tunneling current behaviour with thickness of inter oxide layer for same EOT of 1.0 nm in this work. The gate tunneling current for different inter oxide layer thickness is illustrated in the Fig. 4 to show the effects of inter oxide layer thickness. In this case, the gate tunneling current is reduced with increasing thickness of the inter oxide layer for the same EOT. This may be due to the fact that decrease in inter oxide layer thickness translates to increases in physical thickness of high-k dielectric layer. This increased physical thickness of high-k, in turn, lowers the vertical field responsible for carrier tunneling and reduces the gate tunneling current. However, it is also noted that the effect of gate current reduction with inter oxide layer cannot be generalized since the magnitude of gate current in high-k stack structures with inter oxide layer also depends on the interplay between other factors such as the barrier height, electron effective masses, as well as dielectric constant of the individual layers.

Fig. 5 plots the gate tunneling current vs gate bias with and without inter oxide layer i.e. for individual HfO<sub>2</sub> gate dielectric and HfO<sub>2</sub>/SiO<sub>2</sub> gate stack respectively at an EOT of 1.0 nm. It is observed that gate tunneling current reduces to large extent for high-k gate stack as compared to individual high-k gate dielectric for same EOT. This may be due to the

large interface barrier encountered by the tunneling electron when oxide layer is incorporated between high-k layer and substrate Si




Fig.5. Gate tunneling current vs gate bias with and without oxide layer for HfO<sub>2</sub> gate dielectric at a equivalent oxide thickness (EOT) of 1.0 nm, metallurgical gate length of  $L_{met}=25\text{nm}$  and S/D overlap length of  $L_{ov}=5\text{ nm}$  in nano scale regime

Another important issue is the effect of introduction of high-k gate stack structure on off current of the device. The off current improves for high-k gate stack structure in comparison to individual high-k gate dielectric as illustrated in Fig. 6. Since threshold voltage decreases with increase in fringing field coupling with channel carrier, so, introduction of high-k gate stack structure slightly increases the threshold voltage due to lower fringing field coupling with carrier. This, in turn, reduces the subthreshold leakage thereby improving the off current of the device.




Fig.6. Off current vs different gate dielectric such as only SiO<sub>2</sub>, individual HfO<sub>2</sub> and poly Si/ SiO<sub>2</sub>/HfO<sub>2</sub>/Si gate stack at a equivalent oxide thickness (EOT) of 1.0 nm, metallurgical gate length of  $L_{met}=25\text{nm}$  and S/D overlap length of  $L_{ov}=5\text{ nm}$  in nano scale regime

Fig. 7 represents the variation of DIBL(drain induced barrier lowering) with gate dielectric material of the device to show the effect of gate dielectric material on DIBL.




Fig.7. DIBL vs different gate dielectric such as only SiO<sub>2</sub>, individual HfO<sub>2</sub> and poly Si/ SiO<sub>2</sub>/HfO<sub>2</sub>/Si gate stack at a equivalent oxide thickness (EOT) of 1.0 nm, metallurgical gate length of  $L_{met}=25\text{nm}$  and S/D overlap length of  $L_{ov}=5\text{ nm}$  in nano scale regime

It is observed in Fig. 7 that DIBL improves marginally for high-k gate stack in comparison to individual high-k gate dielectric due to decreased effect of fringing field through high-k gate stack structure.

#### ACKNOWLEDGMENT

The authors wish to thank Dr S. Dasgupta, This work was supported in part by a grant from XYZ.

#### IV.CONCLUSION

In summary, TCAD analysis of nano scale N-MOSFET having high-k gate stack structure such as poly Si/Si<sub>3</sub>N<sub>4</sub>/SiO<sub>2</sub>/Si, poly Si/Al<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub>/Si and poly Si/HfO<sub>2</sub>/SiO<sub>2</sub>/Si has been performed. We have confirmed that the introduction of high-k gate stack MOSFET not only reduces the gate leakage current but also improves the other devices parameter as compared to individual high-k gate dielectric.

#### REFERENCES

[1] Buchanan, D., IBM J. Res. Develop. (1999) 43, 245.  
 [2] J. A. Felix, D. M. Fleetwood, R. D. Schrimpf, J. G. Hong, G. Lucovsky, J. R. Schwank, and M. R. Shaneyfelt, "Total-dose radiation response of hafnium- silicate capacitors," *IEEE Transactions on Nuclear Science*, vol. 49, no. 6, pp. 3191-3196, Dec. 2002.

[3] J. A. Felix, M. R. Shaneyfelt, D. M. Fleetwood, T. L. Meisenheimer, J. R. Schwank, R. D. Schrimpf, P. E. Dodd, E. P. Gusev, and C. D'Emic, "Radiation-induced charge trapping in thin Al O /SiO N /Si(100) gate dielectric stacks," *IEEE Transactions on Nuclear Science*, vol. 50, no. 6, pp. 1910-1918, Dec. 2003.  
 [4] M. Houssa, G. Pourtois, M. M. Heyns and A. Stesmans, "Defect generation in high  $\epsilon$  gate dielectric stacks under electrical stress: the impact of hydrogen," *Journal of Physics: Condensed Matter*, vol.17, pp. s2075-s2088, 2005.  
 [5] E. P. Gusev, E. Cartier, D. A. Buchanan, M. Gribelyuk, M. Copel, H. Okorn-Schmidt, and C. D. Emic, "Ultrathin high- $\epsilon$  metal oxides on silicon: processing, characterization and integration issues," *Microelectronic Engineering*, vol. 59, no.1-4, pp. 341-349, 2001.  
 [6] G. D. Wilk, R. M. Wallace, and J. M. Anthony, "High- $\epsilon$  gate dielectrics: current status and materials properties considerations," *Applied Physics Letters*, vol. 89, pp. 5243-5275, 2001.  
 [7] D. Park, Y. King, Q. Lu, T. J. King, C. Hu, A. Kalnitsky, S. P. Tay, C. C. Cheng, "Transistor characteristics with Ta2O5 gate dielectric", *IEEE Trans. Electron Devices Letter*, Vol. 19, p. 441-3, 1998.  
 [8] X. Guo, X. Wang, Z. Juo, T. P. Ma, T. Tamagawa, "High-quality ultrathin (1.5nm) TiO2/Si3N4 gate dielectric for deep sub-micron CMOS technology", *IEDM Technical Digest*, p.137-140, 1999.  
 [9] W. J. Qi, R. Nieh, B. H. Lee, L. Kang, Y. Jeon, K. Onishi, T. Ngai, S. Banerjee, J. C. Lee, "MOSCAP and MOSFET characteristics using ZrO2 gate dielectric deposited directly on Si", *IEDM Technical Digest*, p.145-81, 1999.  
 [10] B. H. Lee, L. Kang, W. J. Qi, R. Nieh, Y. Jeon, K. Onishi, J. C. Lee, "Ultrathin hafnium oxide with low leakage and excellent reliability for gate dielectric application", *IEDM Technical Digest*, p.133-6, 1999.  
 [11] G. D. Wilk, R. M. Wallace, J. M. Anthony, "Hafnium and zirconium silicates for advanced gate dielectrics", *J. Appl. Phys.*, Vol. 87, p. 484-92, 2000.  
 [12] E. P. Gusev, C. Cabral,Jr., B. P. Linder, Y.H. Kim, K. Maitra, E. Cartier, H. Nayfeh, R. Amos, G. Biery, N. Bojarczuk, A. Callegari, R. Carruthers and Y. Zhang, "Advanced gate stacks with fully silicided (FUSI) gates and high- $\epsilon$  dielectrics: enhanced performance at reduced gate leakage," *IEEE International Electron Devices Meeting (IEDM) Technical Digest*, pp. 79-82, Dec. 2004.  
 [13] A. Aziz, K. Kassami, Ka. Kassami, F. Olivie, "Modelling of the influence of charges trapped in the oxide on the  $I(V_g)$  characteristics of metal-ultra-thin oxide-semiconductor structures." *Semicond. Sci. Technol.* 19 (2004) 877-884.  
 [14] ISE TCAD: Synopsys Santaurus Device User Manual, 1995-2005, Synopsys, Mountain View, CA.  
 [15] ISE TCAD: Synopsys Santaurus Device simulator.